



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,946	06/08/2004	H. Bernhard Pogge	FIS920020007US2	3945
32074	7590	05/16/2005	EXAMINER	
INTERNATIONAL BUSINESS MACHINES CORPORATION DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			NGUYEN, DILINH P	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 05/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

Office Action Summary

Application No.

10/709,946

Applicant(s)

POGGE ET AL.

Examiner

DiLinh Nguyen

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 June 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 21-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 21-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 6/8/04.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 21-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pogge (U.S. Pat. 6110806) in view of Dordi (U.S. Pat. 5835355).

Pogge discloses an integrated structure including a semiconductor device for connecting the semiconductor device to a motherboard, the integrated structure comprising:

a first layer having a first set of conductors disposed therein, the first layer having an upper surface and a lower surface, the first set of conductors connecting to bonding pads disposed on the lower surface, the bonding pads being spaced with respect to each other with a first spacing distance in accordance with a required spacing of connections to the motherboard;

the semiconductor device;

Art Unit: 2814


a second layer disposed on the semiconductor device and in contact therewith, the second layer having a second set of conductors disposed therein connecting to the semiconductor device, the second layer facing the first layer;

a plurality of connectors connecting the first set of conductors to the second set of conductors, said connectors being one of a set of stud/via connectors, said connectors being spaced with respect to each other with a second spacing distance less than the first spacing distance;

a support structure attached to the upper surface of the first layer and surrounding the semiconductor device, a gap between said support structure and the semiconductor device being filled with a fill material 91 (fig. 10).

Pogge fails to disclose plurality of connector structures disposed on the lower surface of the first layer.

However, Dordi discloses a semiconductor package comprising a semiconductor chip 12; a first layer 20 and a mother board 32; wherein plurality of connector structures 26 disposed on the lower surface of the first layer 20. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Pogge by having plurality of connector structures disposed on the lower surface of the first layer, as taught by Pogge, in order to form a ball grid array package (fig 1).



- Regarding claim 22, Dordi discloses that wherein the connector structures 26 form one of a pin grid array (PGA), a ball grid array (BGA), a C4 array and a land grid array (LGA) (fig. 1).
- Regarding claim 23, Dordi discloses that wherein the motherboard 32 is characterized by a thermal coefficient of expansion (TCE), and the support structure 34 is provided with a TCE approximately that of the motherboard (fig. 1, column 5, lines 7-10).
- Regarding claim 24, Pogge discloses that wherein the support structure has an area corresponding to an area occupied by the bonding pads (fig. 10).

Art Unit: 2814

- Regarding claim 25, Dordi discloses that wherein said plurality of connectors 14 are a set of C4 connectors, and the fill material 13 fills a gap between the semiconductor device and the first layer surrounding said C4 connectors (fig. 1).
- Regarding claim 26, Pogge discloses that wherein said plurality of connectors are a set of stud/via connectors, and said integrated structure further comprises a third layer interposed between the first layer and the second layer and having vias formed therein (fig. 10).

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2814

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DLN


HOAI PHAM
PRIMARY EXAMINER